Struggling x64 chip maker Advanced Micro Devices has told platform suppliers it's a good time to talk about the imminent launch of "Shanghai," a 45 nanometer implementation of its quad-core Opteron chips for servers and workstations.
You have to guess on when "imminent" might be, because AMD hasn't confirmed the Shanghai launch date. But next Thursday (November 13) is AMD's annual Financial Analyst Day shindig, where an exhausted, distracted, and battered Wall Street will try to pay attention to whatever future AMD lays out as they watch their portfolios bob up and down with the minutes and hours, polish up their resumes, organize their iPods, and perhaps ponder what it might be like to run a restaurant or a small organic lettuce farm.
The Shanghai Opterons and AMD's plans to divest itself of its chip fabs will be the main topics of conversation at the analyst event, so it is not hard to figure out when Shanghai will debut.
As we previously reported when AMD started talking up its revamped Opteron roadmap back in September and the fact that it was able to get Shanghai out earlier than expected, the Shanghai Opterons are four-core kickers to the current "Barcelona" Opterons.
The Shanghai Opterons, being manufactured in a 45 nanometer immersion lithography technique, can cram more transistors and therefore more features on a chip than was possible with the Barcelonas, which were implemented in a 65 nanometer process. The shrink allows for higher clock speeds as well. All AMD has said publicly is that the Shanghai chips will have 6MB of L3 cache and clock speeds that are higher than the current top-end 2.3 GHz standard Opteron parts. Barcelona Special Edition chips are also available at 2.4 GHz and 2.5 GHz.
Back in September, AMD said that with higher clock speeds and tweaks in the instruction stream, Shanghai chips would deliver somewhere between 15 and 30 per cent more performance compared to equivalent Barcelona chips. And then it hedged and said customers should expect around a 20 per cent boost for an average workload. On a conference call with tier-two system vendors today, Burke Banda, product marketing manager for AMD's Server and Workstation Division, said that early tests by system vendors showed Shanghai delivering about 35 per cent more performance and that the newer chips consumed about 30 per cent less power.
Banda said that AMD has a "decided advantage" in the four-socket server space compared to Intel's new quad-core and hex-core "Dunnington" Xeon chips - and that it will have a "time to market advantage" compared to Intel's future "Nehalem" Xeons, due next year in servers. "It is a very well-rounded product line for right now," Banda explained.
The Shanghai Opterons will support 800-MHz DDR2 main memory, and plug into the existing Socket F1 CPU sockets. (They are also called the Rev F socket or the Socket 1207). Next week, if the rumor mill is right, the 75 watt standard Shanghai parts will be launched. These will be followed in the first quarter of 2009 by Highly Efficient chips, or HE for short, designating 55-watt parts and Special Edition chips, or SE for short, which means chips running at slightly higher high clock speeds and pumping out 105 watts.
The Opteron 1000 Series variant of Shanghai, known as "Suzuka" and plugging into the AM2 socket, is due in the second half of 2009. Existing nVidia nForce 3050 and 3600 chipsets and Broadcom HT-1000 and HT-2100 chipsets will support the Shanghai chips. In the first half of 2009, AMD will bring out its own chipsets in what AMD is calling the "Fiorano" platform. (See the previous story for details.)
The other feature that the Shanghai chips will have is that they will be "priced aggressively," according to Banda. Just how aggressively remains to be seen, but AMD can only cut so deep. With a big performance boost, chip makers are often tempted to price based on performance, which means per-chip prices often don't fall as far as you might expect. Customers end up paying for the extra performance.
Where are the tier one players?
The interesting bit about the system builder event was who showed up and who didn't. Penguin Computing, Colfax, Appro, Verari Systems, and Rackable Systems - all of who sell high performance clusters or dense clusters that are used for Web infrastructure and so-called cloud computing applications - got a chance to swear their fealty to AMD and explain how the Shanghai Opterons were going to give them an edge in the market.
There is no doubt a lot of good engineering at these firms, but none of the tier one players in the x64 server racket - that's Hewlett-Packard, Dell, IBM, and Sun Microsystems in that order - were at the event. That doesn't mean these companies are not going to sell Shanghai systems. All told, AMD says that 85 server motherboards and bare-bones servers have been validated so far to support the Shanghai chips.
The good news for AMD is that server buyers are "risk averse" right now, according to Banda, and that means selling upgrades to Shanghai processors or new systems that use Shanghai chips instead of dual-core Rev F or quad-core Barcelona chips should be relatively easy. With the future Nehalem processors, Intel is facing what could be a more difficult transition because the Nehalem chips and their QuickPath Interconnect is a radically different design from the front side bus architecture used for Xeon chips. Intel could have a smooth transition. It has happened before during technology transitions. Just look at the relatively painless move Apple made for its Mac PCs and Xserver servers when it moved to Intel chips.
While AMD rolled out these five server partners to talk about the ease of transition from Barcelona to Shanghai with simple BIOS upgrades, the fact is that the jump this time around was a lot easier than the jump from Rev F dual-core Opterons to quad-core Barcelonas. Almost by definition, it would have to be easier, and with Barcelona late (by six months if you want to be generous, more if you don't) and with a bug to boot, it would be hard to do worse with Shanghai than the company did with Barcelona. Nonetheless, it is important that the Shanghai chip doesn't yet appear to have any bugs, and that AMD was able to pull its production in from the first quarter of 2009.
Today, AMD also pulled a demo stunt that it is clearly hoping will be replicated in real data centers the world over. But based on market share figures and Intel's fairly aggressive Xeon server processor roadmap probably will not be.
Specifically, AMD teamed up with commercial Linux distributor Red Hat to show a live migration of a video streaming application running on a two-socket Xeon E5420-based server running Enterprise Linux 5 to another server based on the Shanghai Opterons also running RHEL 5 without any interruption to the video being streamed to a desktop. (You can see that video here on YouTube).
Red Hat did not say which virtualization hypervisor it used in the demonstration, but both the integrated Xen hypervisor and KVM support live migration from one box to another one. KVM supports the migration between AMD x64 processors and Intel x64 processors - as was shown in the demo - but according to Red Hat's documentation from 2007 provided thanks to the CentOS clone of RHEL, live migration using the embedded Xen hypervisor has to occur on two machines with the same processor architecture and virtualization extensions in the hardware (if the processors have any at all).
Red Hat's own and more recent virtualization guide, from January 2008, doesn't get into this issue with any specifics. This would seem to suggest that the Intel-to-AMD demo was done using KVM, but that depends on what the meaning of the word "architecture" is in this context. AMD was not able to clarify which hypervisor it used in the test before press time, but this mixed CPU live migration issue is something I will look into further. ®