Japanese boffins show off 512-core chip
Maths co-processor on steroids
Posted in Enterprise, 6th November 2006 16:37 GMT
Free whitepaper – What Exchange can't do - and Dell can
Japanese researchers at the University of Tokyo have built a multi-core chip that runs at just 500MHz but is capable, they claim, of performing 512bn floating-point operations every second. The secret: the processor contains 512 cores.
To be accurate, the so-called Grape DR chip is a maths co-processor. It's designed to sit on a PCI-X add-in card and provide back-up for the host system's CPU. And each core is designed to handle a single, specific maths instruction, such as a floating-point addition or multiplication. The chip also contains a shared memory cache.
The 512 cores are split into 16 groups of 32, each group capable of processing a single type of FP instruction. The chip itself measures 17 x 17mm and contains 300m transistors. It consumes up to 60W of power.
The University of Tokyo began work on Grape DR in 2004. By 2008, it hopes to have a design capable of delivering 2Pflops - two quadrillion floating-point operations a second. ®
Analyst Keynote: The Register Agile Data Center Summit
Enhancing retail operations with unified communications
New storage architectures make SSDs more cost-effective

Sign up, sign up for The Register IT security newsletter
Microsoft's Windows 7 price gamble - and why it's flawed
Managing Desktop Software for fun and profit
Intel's flash new SSDs hit by bugs